<?xml version="1.0" encoding="UTF-8"?>
<!-- generator="FeedCreator 1.8" -->
<?xml-stylesheet href="https://www.daiphys.com/portal/lib/exe/css.php?s=feed" type="text/css"?>
<rdf:RDF
    xmlns="http://purl.org/rss/1.0/"
    xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
    xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
    xmlns:dc="http://purl.org/dc/elements/1.1/">
    <channel rdf:about="https://www.daiphys.com/portal/feed.php">
        <title>Daiphys Tech Portal - fpga:xilinx:tools</title>
        <description></description>
        <link>https://www.daiphys.com/portal/</link>
        <image rdf:resource="https://www.daiphys.com/portal/_media/wiki/dokuwiki.svg" />
       <dc:date>2026-05-01T01:52:41+00:00</dc:date>
        <items>
            <rdf:Seq>
                <rdf:li rdf:resource="https://www.daiphys.com/portal/fpga/xilinx/tools/bnn-pynq.html?rev=1689822230&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.daiphys.com/portal/fpga/xilinx/tools/brevitas.html?rev=1690340947&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.daiphys.com/portal/fpga/xilinx/tools/dpu-pynq.html?rev=1688697255&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.daiphys.com/portal/fpga/xilinx/tools/finn.html?rev=1690964075&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.daiphys.com/portal/fpga/xilinx/tools/hls4ml.html?rev=1686985082&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.daiphys.com/portal/fpga/xilinx/tools/index.html?rev=1685422576&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.daiphys.com/portal/fpga/xilinx/tools/misc.html?rev=1686111698&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.daiphys.com/portal/fpga/xilinx/tools/pynq.html?rev=1690182188&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.daiphys.com/portal/fpga/xilinx/tools/qnn-mo-pynq.html?rev=1688697407&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.daiphys.com/portal/fpga/xilinx/tools/vitis-ai.html?rev=1693975036&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.daiphys.com/portal/fpga/xilinx/tools/vitis.html?rev=1690958206&amp;do=diff"/>
                <rdf:li rdf:resource="https://www.daiphys.com/portal/fpga/xilinx/tools/vivado.html?rev=1689823509&amp;do=diff"/>
            </rdf:Seq>
        </items>
    </channel>
    <image rdf:about="https://www.daiphys.com/portal/_media/wiki/dokuwiki.svg">
        <title>Daiphys Tech Portal</title>
        <link>https://www.daiphys.com/portal/</link>
        <url>https://www.daiphys.com/portal/_media/wiki/dokuwiki.svg</url>
    </image>
    <item rdf:about="https://www.daiphys.com/portal/fpga/xilinx/tools/bnn-pynq.html?rev=1689822230&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2023-07-20T03:03:50+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>BNN-PYNQ</title>
        <link>https://www.daiphys.com/portal/fpga/xilinx/tools/bnn-pynq.html?rev=1689822230&amp;do=diff</link>
        <description>BNN-PYNQ

Getting Started

&lt;https://github.com/Xilinx/BNN-PYNQ&gt;

Publications

See FINN for the publications

Model Structures

&lt;https://www.hackster.io/adam-taylor/training-implementing-a-bnn-using-pynq-1210b9&gt;


	*  LFC: 4 fully connected network for 28 x 28 x binary (black/white) input
	*  CNV: 6 convolution + 2 max pooling + 3 fully connected network for 32 x 32 x 3×8$\times$$\times$$\times$$\times$</description>
    </item>
    <item rdf:about="https://www.daiphys.com/portal/fpga/xilinx/tools/brevitas.html?rev=1690340947&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2023-07-26T03:09:07+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>Brevitas</title>
        <link>https://www.daiphys.com/portal/fpga/xilinx/tools/brevitas.html?rev=1690340947&amp;do=diff</link>
        <description>Brevitas

Getting Started

&lt;https://github.com/Xilinx/brevitas/&gt;

&lt;https://xilinx.github.io/brevitas/&gt;


Installation

A. Pip
pip install brevitas
B. FINN Associated

	*  Install Docker and FINN for the sake of brevity
cd ~/finn/deps/brevitas
BNN-PYNQ Experiments

&lt;https://github.com/Xilinx/brevitas/tree/master/src/brevitas_examples/bnn_pynq&gt;


Training
## Preparing an experiment directory
mkdir -p /tmp/finn_dev_`whoami`/brevitas</description>
    </item>
    <item rdf:about="https://www.daiphys.com/portal/fpga/xilinx/tools/dpu-pynq.html?rev=1688697255&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2023-07-07T02:34:15+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>DPU-PYNQ</title>
        <link>https://www.daiphys.com/portal/fpga/xilinx/tools/dpu-pynq.html?rev=1688697255&amp;do=diff</link>
        <description>DPU-PYNQ

Getting Started

&lt;https://github.com/Xilinx/DPU-PYNQ&gt;

Board Setup

See PYNQ-Z1 for the installation

References

&lt;https://qiita.com/sima051/items/313877890da1a19aaf3c&gt;</description>
    </item>
    <item rdf:about="https://www.daiphys.com/portal/fpga/xilinx/tools/finn.html?rev=1690964075&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2023-08-02T08:14:35+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>FINN</title>
        <link>https://www.daiphys.com/portal/fpga/xilinx/tools/finn.html?rev=1690964075&amp;do=diff</link>
        <description>FINN

Getting Started

&lt;https://xilinx.github.io/finn/&gt;

&lt;https://finn.readthedocs.io/&gt;

&lt;https://github.com/xilinx/finn&gt;


Publications

&lt;https://arxiv.org/abs/1612.07119&gt;

&lt;https://qiita.com/harmegiddo/items/beb344adddb749c2f1e1&gt;

&lt;https://www.ntnu.edu/documents/139931/1275097249/eecs-jun17-finn.pdf&gt;


System Requirements

&lt;https://finn.readthedocs.io/en/latest/getting_started.html#system-requirements&gt;


	*  System Memory: 8-16 GB
	*  Operating System: Ubuntu 18.04 with Docker and Vitis/Vivado…</description>
    </item>
    <item rdf:about="https://www.daiphys.com/portal/fpga/xilinx/tools/hls4ml.html?rev=1686985082&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2023-06-17T06:58:02+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>HLS4ML</title>
        <link>https://www.daiphys.com/portal/fpga/xilinx/tools/hls4ml.html?rev=1686985082&amp;do=diff</link>
        <description>HLS4ML

References

&lt;https://fastmachinelearning.org/hls4ml/&gt;</description>
    </item>
    <item rdf:about="https://www.daiphys.com/portal/fpga/xilinx/tools/index.html?rev=1685422576&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2023-05-30T04:56:16+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>Tools</title>
        <link>https://www.daiphys.com/portal/fpga/xilinx/tools/index.html?rev=1685422576&amp;do=diff</link>
        <description>Tools


	* BNN-PYNQ
	* Brevitas
	* DPU-PYNQ
	* FINN
	* HLS4ML
	* Misc
	* PYNQ
	* QNN-MO-PYNQ
	* Vitis
	* Vitis AI
	* Vivado</description>
    </item>
    <item rdf:about="https://www.daiphys.com/portal/fpga/xilinx/tools/misc.html?rev=1686111698&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2023-06-07T04:21:38+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>Misc</title>
        <link>https://www.daiphys.com/portal/fpga/xilinx/tools/misc.html?rev=1686111698&amp;do=diff</link>
        <description>Misc

Zynq

FPGA Clock Configuration Device Driver

&lt;https://github.com/ikwzm/fclkcfg&gt;

git clone --recursive --depth=1 -b v1.7.2 https://github.com/ikwzm/fclkcfg-kmod-dpkg
cd fclkcfg-kmod-dpkg
sudo debian/rules binary
cd ..
sudo dpkg -i fclkcfg-5.15.0-1010-xilinx-zynqmp_1.7.2-1_arm64.deb</description>
    </item>
    <item rdf:about="https://www.daiphys.com/portal/fpga/xilinx/tools/pynq.html?rev=1690182188&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2023-07-24T07:03:08+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>PYNQ</title>
        <link>https://www.daiphys.com/portal/fpga/xilinx/tools/pynq.html?rev=1690182188&amp;do=diff</link>
        <description>PYNQ

Getting Started

&lt;http://www.pynq.io/&gt;

&lt;https://pynq.readthedocs.io/&gt;


PYNQ Image

&lt;http://www.pynq.io/board.html&gt;

Login via Ethernet

Default configurations of pre-compiled images are as below:

	*  Network = DHCP

	*  Username = xilinx
	*  Password = xilinx

References

&lt;https://marsee101.web.fc2.com/pynq.html&gt;

&lt;https://www.acri.c.titech.ac.jp/wordpress/archives/25&gt;

&lt;https://note.com/kuwakado/n/nbeecc99eb826&gt;</description>
    </item>
    <item rdf:about="https://www.daiphys.com/portal/fpga/xilinx/tools/qnn-mo-pynq.html?rev=1688697407&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2023-07-07T02:36:47+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>QNN-MO-PYNQ</title>
        <link>https://www.daiphys.com/portal/fpga/xilinx/tools/qnn-mo-pynq.html?rev=1688697407&amp;do=diff</link>
        <description>QNN-MO-PYNQ

Getting Started

&lt;https://github.com/Xilinx/QNN-MO-PYNQ&gt;

Board Setup

See PYNQ-Z1 for the installation

References</description>
    </item>
    <item rdf:about="https://www.daiphys.com/portal/fpga/xilinx/tools/vitis-ai.html?rev=1693975036&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2023-09-06T04:37:16+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>Vitis AI</title>
        <link>https://www.daiphys.com/portal/fpga/xilinx/tools/vitis-ai.html?rev=1693975036&amp;do=diff</link>
        <description>Vitis AI

Getting Started

&lt;https://www.xilinx.com/products/design-tools/vitis/vitis-ai.html&gt;


System Requirements

&lt;https://docs.xilinx.com/r/en-US/ug1414-vitis-ai&gt;

&lt;https://xilinx.github.io/Vitis-AI/3.5/html/docs/reference/system_requirements.html&gt; (3.0)


	*  正式にサポートしているFPGAボードは限られているため注意
	*  開発側はUbuntu 20.04(Debianは不可)にCUDA 11.3 + Container ToolkitおよびDockerを用意する必要がある (2023年時点)
	*</description>
    </item>
    <item rdf:about="https://www.daiphys.com/portal/fpga/xilinx/tools/vitis.html?rev=1690958206&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2023-08-02T06:36:46+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>Vitis</title>
        <link>https://www.daiphys.com/portal/fpga/xilinx/tools/vitis.html?rev=1690958206&amp;do=diff</link>
        <description>Vitis

Getting Started

&lt;https://xilinx.github.io/Vitis-Tutorials/&gt;


System Requirements

&lt;https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Installation-Requirements&gt;


	*  Operating System: Red Hat or Ubuntu (64-bit)
	*  System Memory: 32 GB
	*  Storage Space: 150-400 GB

Installation on Linux/Ubuntu

Prerequisites

&lt;https://support.xilinx.com/s/article/63794&gt;

&lt;https://support.xilinx.com/s/question/0D52E00006iHjbcSAC/vivado-20211-installation-hangs-at-generating-installed…</description>
    </item>
    <item rdf:about="https://www.daiphys.com/portal/fpga/xilinx/tools/vivado.html?rev=1689823509&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2023-07-20T03:25:09+00:00</dc:date>
        <dc:creator>Anonymous (anonymous@undisclosed.example.com)</dc:creator>
        <title>Vivado</title>
        <link>https://www.daiphys.com/portal/fpga/xilinx/tools/vivado.html?rev=1689823509&amp;do=diff</link>
        <description>Vivado

Getting Started

Follow the same steps of Vitis installation and select &#039;2&#039; with ConfigGen if Vivado only

References

&lt;https://marsee101.web.fc2.com/&gt;</description>
    </item>
</rdf:RDF>
